Appendix C
Addition of 16-bit Thumb® Instructions in Recent Architecture Versions
Most of the 16-bit Thumb® instructions are available in architecture v4T (ARM7TDMI™). However, a number of them are added in architecture v5, v6, and v7. Table C.1 lists these instructions.
Table C.1
Change of 16-bit Instruction Support in Various Recent ARM® Architecture Versions
Note 1: SEV, WFE and WFI executes as NOP in v6T2 (First implementation of Thumb 2 on ARM1156T2(F)-S™)
Get The Definitive Guide to ARM® Cortex®-M3 and Cortex®-M4 Processors, 3rd Edition now with the O’Reilly learning platform.
O’Reilly members experience books, live events, courses curated by job role, and more from O’Reilly and nearly 200 top publishers.
